0 0

FEB 0 1 2006

PTO/SB/08a 07-05)
Approved for use through 07/31/2006. OMB 0651-0031
U. S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
f 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Substitute for form 1449A/PTO Complete if Known Application Number 10/757_516 INFORMATION DISCLOSURE Filing Date January 15, 2004 STATEMENT BY APPLICANT First Named Inventor Craig C. HANSEN, et al Group Art Unit 2183 (use as many sheets as necessary) Examiner Name CHAN, EDDIE P 1 of 10 Attorney Docket Number 43876-155 Sheet

	_		U.S. PATENT	DOCUMENTS	
Examiner Initials*	Cite No.1	Document Number Number-Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
45	AA	US-4,852,098	07/25/1989	Brechard, et al.	
	AB	US-4,875,161	10/17/1989	Lahti, et al.	
	AC	US-4,949,294	08/14/1990	Wambergue, et al.	
	AD	US-4,953,073	08/28/1990	Moussouris, et al.	
	AE	US-4,959,779	09/25/1990	Weber, et al.	
	AF	US-5,081,698	01/14/1992	Kohn	
	AG	US-5,113,506	05/12/1992	Moussouris, et al.	
	AH	US-5,155,816	10/13/1992	Kohn	
	ΑI	US-5,161,247	11/03/1992	Murakami, et al.	
	AJ	US-5,179,651	01/12/1993	Taaffe, et al.	
	AK	US-5,231,646	07/27/1993	Heath, et al.	
	AL	US-5,233,690	08/03/1993	Sherlock, et al.	
	AM	US-5,241,636	08/31/1993	Kohn	
1	AN	US-5,280,598	01/18/1994	Osaki, et al.	
	AO	US-5,487,024	01/23/1996	Girardeau, Jr.	
	AP	US-5,515,520	05/07/1996	Hatta, et al.	
	AQ	US-5,533,185	07/02/1996	Lentz, et al.	
	AR	US-5,590,365	12/31/1996	lde, et al.	
<u>₹(.</u>	AS	US-5,600,814	02/04/1997	Gahan, et al.	

	FOREIGN PATENT DOCUMENTS					
Examiner	Cite	Foreign Patent Document				Té
Initials*	No.'	Country Code ³ Number ⁴ Kind Code ³ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where RelevantPassages or Relevant Figures Appear	
£()	AT	WO 93/11500				

Examiner Signature Sui CL	Date Considered 4/26/06
---------------------------	-------------------------

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard St.16 if possible. 6 Applicant is to place a check mark here if English language translation is attached. The collection of information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT First Name	n Number 10/757,516
IN ORIVITION DISCLOSURE	10,757,510
STATEMENT BY APPLICANT First Name	January 15, 2004
	ed Inventor Craig C. HANSEN, et al.
Group Art	Unit 2183
(use as many sheets as necessary) Examiner N	Name CHAN, EDDIE P
Sheet 2 of 10 Attorney D	ocket Number 43876-155

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS					
Examiner . Initials*	Cite No.'	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²				
L(- AU		IEEE Draft Standard for "Scalable Coherent Interface-Low-Voltage Differential Signal Specifications and Pacl Encoding", IEEE Standards Department, P1596.3/D0.15 (Mar. 1992) (50006DOC018530 - 563)					
1_	ΑV	IEEE Draft Standard for "High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink)," IEEE Standards Department, Draft 1.25 IEEE P1596.4-199X (May 1995) (50006DOC018413 - 529)					
	AW	Gerry Kane et al., "MIPS RISC Architecture," Prentice Hall (1995) (50006DOC018576 -848)					
	AX	IBM, "The PowerPC Architecture: A Specification For A New Family of RISC Processors," 2nd Ed., Morgan Kaufmann Publishers, Inc., (1994) (50006DOC019229 – 767)					
	ΑY	Hewlett-Packard Co., "PA-RISC 1.1 Architecture and Instruction Set," Manual Part No. 09740-90039, (1990) (50006DOC018849 – 19228)					
	AZ	MIPS Computer Systems, Inc., "MIPS R4000 User's Manual," Mfg. Part No. M8-00040, (1990) (50006DOC017026 – 621)					
	BA	i860™ Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn					
	BB	Gove, "The MVP: A Highly-Integrated Video Compression Chip," IEEE Data Compression Conference, pp. 215-24 (March 1994) (51056DOC000891 – 900)					
	BC	Gove, "The Multimedia Video Processor (MVP): A Chip Architecture for Advanced DSP Applications," IEEE DSP Workshop, pp. 27-30 (October 2-5, 1994) (51056DOC015452 – 455)					
	BD	Guttag et al., "A Single-Chip Multiprocessor for Multimedia: The MVP," IEEE Computer Graphics & Applications, pp. 53-64 (November 1992) (51056DOC000913 – 924)					
	BE	Lee et al., "MediaStation 5000: Integrating Video and Audio," IEEE Multimedia pp. 50-61 (Summer 1994) (51056DOC000901 – 912)					
	BF	TMS320C80 (MVP) Parallel Processor User's Guide, Texas Instruments (March 1995) (51056DOC003744 – 4437)					
	BG	TMS320C80 (MVP) Master Processor User's Guide, Texas Instruments (March 1995) (51056DOC000925 - 957)					
	ВН	Bass et al., "The PA 7100LC Microprocessor: A Case Study of IC Design Decisions in a Competitive Environment," Hewlett-Packard Journal, Vol. 46, No. 2, pp. 12-22 (April 1995) (51056DOC059283 – 289)					
	BI	Bowers et al., "Development of a Low-Cost, High Performance, Multiuser Business Server System," Hewlett-Packard Journal, Vol. 46, No. 2, p. 79 (April 1995) (51056DOC059277 - 282)					
	BJ	Gwennap, "New PA-RISC Processor Decodes MPEG Video: Hewlett-Packard's PA-7100LC Uses New Instructions to Eliminate Decoder Chip," Microprocessor Report, pp. 16-17 (January 24, 1994) (51056DOC002140 – 141)					
	BK	Gwennap, "Digital MIPS Add Multimedia Extensions," Microdesign Resources, pp. 24-28 (November 18, 1996) (51056DOC003454 – 459)					
	BL	Kurpanek et al., "PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface," IEEE COMPCON '94, pp. 375-82 (February 28- March 4, 1994) (51056DOC002149 – 156)					
	ВМ	Lee et al., "Pathlength Reduction Features in the PA-RISC Architecture," IEEE COMPCON, pp. 129-35 (February 24-28, 1992) (51056DOC068161 – 167)					
<u> </u>	BN	Lee et al., "Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7100LC Processors," Hewlett-Packard Journal, Vol. 46, No. 2, pp. 60-68 (April 1995) (51056DOC013549 – 557)					

Examiner Signature	Eu: al	Dated Considered 4	1261	06

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

PTO/SB/08a 07-05)
Approved for use through 07/31/2006. OMB 0651-0031
U. S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE of information unless it displays a valid OMB control public.

Substitu	te for form 1449A/PTO				Complete if Known	
INITE		DIC	T OCUDE	Application Number	10/757.516	
	ORMATION			Filing Date	January 15, 2004	
STA	STATEMENT BY APPLICANT		First Named Inventor	Craig C. HANSEN, et al.		
				Group Art Unit	2183	
(use as n	use as many sheets as necessary)			Examiner Name	CHAN, EDDIE P	
Sheet	3	of	10	Attorney Docket Number	43876-155	

			U.S. PATENT	DOCUMENTS	
Examiner Ci Initials* No		Document Number Number-Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
C.C.	во	US-5,636,351	06/03/1997	Lee	······
	BP	US-5,721,892	02/24/1998	Peleg, et al.	
	BQ	US-5,734,874	03/31/1998	Van Hook, et al.	
	BR	US-5,758,176	05/26/1998	Agarwal, et al.	
	BS	US-5,768,546	06/16/1998	Kwon	
	вт	US-5,887,183	03/23/1999	Agarwal, et al.	
	BU	US-5,996,057	11/30/1999	Scales III, et al.	
	BV	US-6,425,073	07/23/2002	Roussel, et al.	
£C,	BW	US-6,516,406	02/04/2003	Peleg, et al.	
· · · · · · · · · · · · · · · · · · ·			·		
	+				

		FO	REIGN PATENT DO	CUMENTS		
	Cite	Foreign Patent Document				Т
Initials*	No.'	Country Code ³ Number ⁴ · Kind Code ⁵ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where RelevantPassages or Relevant Figures Appear	
	-					
	<u> </u>					╁╌
	T					Г

Examiner Signature Cur Considered Date Considered	4/26/06
---	---------

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.usplo.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard St.16.if possible. 6 Applicant is to place a check mark here if English language translation is attached. The collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-1999 and select option 2 If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

PTO/SB/08b (07-05)
Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

				Complete if Known		
Substitute for form 1449B/PTO		Application Number	10/757,516			
IN	FORMAT	ION DISC	LOSURE	Filing Date	January 15, 2004	
SI	STATEMENT BY APPLICANT			First Named Inventor	Craig C. HANSEN, et al.	
				Group Art Unit	2183	
	(use as many sheets as necessary)			Examiner Name	CHAN, EDDIE P	
Sheet	4	of	10	Attorney Docket Number	43876-155	

		OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²
4.	ВХ	Lee, "Realtime MPEG Video via Software Decompression on a PA-RISC Processor," IEEE, pp. 186-92 (1995) (51056DOC007345 – 351)	
1	BY	Martin, "An Integrated Graphics Accelerator for a Low-Cost Multimedia Workstation," Hewlett-Packard Journal, Vol. 46, No. 2, pp. 43-50 (April 1995) (51056DOC072083 - 090)	
	BZ	Undy et al., "A Low-Cost Graphics and Multimedia Workstation Chip Set," IEEE Micro, pp. 10-22 (April 1994) (51056DOC002578 - 590)	
\mathcal{T}	CA	HP 9000 Series 700 Workstations Technical Reference Manual: Model 712, Hewlett-Packard (January 1994) (51056DOC068048 – 141)	
T^{-}	СВ	PA-RISC 1.1 Architecture and Instruction Set Reference Manual, Third Edition, Hewlett-Packard (February 1994) (51056DOC002157 – 176)	
	CC	Ang, "StarT Next Generation: Integrating Global Caches and Dataflow Architecture," Proceedings of the ISCA 1992 Dataflow Workshop (1992) (51056DOC071743 - 776)	
	CD	Beckerle, "Overview of the StarT (*T) Multithreaded Computer," IEEE COMPCON '93, pp. 148-56 (February 22-26, 1993) (51056DOC002511 – 519)	
,	CE	Diefendorff et al., "The Motorola 88110 Superscalar RISC Microprocessor," IEEE pp. 157-62 (1992) (51056DOC008746 – 751)	
1.	CF	Gipper, "Designing Systems for Flexibility, Functionality, and Performance with the 88110 Symmetric Superscalar Microprocessor," IEEE (1992) (51056DOC008758 – 763)	
	CG	Nikhil et al., "*T: A Multithreaded Massively Parallel Architecture," Computation Structures Group Memo 325-2, Laboratory for Computer Science, Massachusetts Institute of Technology (March 5, 1992) (51056DOC002464 – 476)	
	СН	Papadopoulos et al., "*T: Integrated Building Blocks for Parallel Computing," ACM, pp. 624-35 (1993) (51056DOC007278 – 289)	
	CI	Patterson, "Motorola Announces First High Performance Single Board Computer Using Superscalar Chip," Motorola Computer Group (Sept. 1992) (51056DOC069260 – 262)	
	CJ	M. Phillip, "Performance Issues for 88110 RISC Microprocessor," IEEE, 1992 (51056DOC008752 - 757)	
	CK	M. Smotherman et al., "Instruction Scheduling for the Motorola 88110," IEEE, 1993 (51056DOC008784 - 789)	
	CL	R. Mueller, "The MC88110 Instruction Sequencer," Northcon, 1992 (51056DOC009735 - 738)	
	СМ	J. Arends, "88110: Memory System and Bus Interface," Northcon, 1992 (51056DOC009739 - 742)	
·	CN	K. Pepe, "The MC88110's High Performance Load/Store Unit," Northcon, 1992 (51056DOC009743 - 747)	İ
	co	J. Maguire, "MC88110: Datpath," Northcon, 1992 (51056DOC010059 - 063)	T
	СР	Abel et al., "Extensions to FORTRAN for Array Processing," ILLIAC IV Document No. 235, Department of Computer Science, University of Illinois at Urbana-Champaign (September 1, 1970) (51056DOC001630 – 646)	
	CQ	Barnes et al., "The ILLIAC IV Computer," IEEE Transactions on Computers, Vol. C-17, No. 8, pp. 746-57 (August 1968) (51056DOC012650 – 661)	
	CR	Knapp et al., "Bulk Storage Applications in the ILLIAC IV System," ILLIAC IV Document No. 250, Center for Advanced Computation, University of Illinois at Urbana-Champaign (August 3, 1971) (51056DOC001647 – 656)	
	CS	Awaga et al., "The µVP 64-bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation," IEEE Micro, Vol. 13, No. 5, pp. 24-36 (October 1993) (51056DOC011921 – 934)	
EC.	СТ	Takahashi et al., "A 289 MFLOPS Single Chip Vector Processing Unit," The Institute of Electronics, Information, and Communication Engineers Technical Research Report, pp. 17-22 (May 28, 1992) (51056DOC009798 - 812)	

Examiner Signature Liu Lil	Dated Considered	4/26/06
----------------------------	---------------------	---------

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time your require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Substitute for form 1449B/PTO					Complete if Known			
Substitute	tor torm	114498/210			Application Number	10/757,516		
IN	FOR	MATION I	DISC	LOSURE	Filing Date	January 15, 2004		
		EMENT BY			First Named Inventor	Craig C. HANSEN, et al.		
				_	Group Art Unit	2183		
	(use	e as many sheets	as nec	essary)	Examiner Name	CHAN, EDDIE P		
Sheet 5 of 10 Attorney Docket Number 43876-155								
OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS								
					L LETTERS), title of the article (when		Т	
Examiner	Cite			agazine, journal, serial, syr	nposium, catalog, etc), date, page(s), v		1	
Initials*	No.1	Habinana at al	"The C		ty and/or country where published.	Your " IEEE Missa (Ostaba-	屮	
E(-	CU	1993) (51056DC			Microprocessor with Branch Buf	ters, IEEE MICTO (October	l	
Ť	CV				mputer Systems for National Sec	curity Applications," (October 24,	t	
_1		1985) (51056DC			•			
	CW				the S-1 Multiprocessor Project,"	SPIE Vol. 241, Real-Time Signal	Γ	
	CV	Processing (1980	v) (510	56DOC072280 - 291)	mentary Functions," IEEE Procee	odings 6th Cumpasium	╀	
1	СХ			1981) (51056DOC07102		sumgs, our symposium on		
+	CY				Algorithms Across an MIMD Co	omputing System," (February	t	
i_		1980) (51056DC	OC0722	44 – 279)			1	
	CZ				erformance Digital Computers,"	IEEE Computer Society	Γ	
					(51056DOC071574 - 585)		L	
_ -	DA				(51056DOC056505 - 895)		╀	
	DB				taff (51056DOC057368 – 607)		╀	
1	DC	918)	ano A	ssembler SMA-4 Manua	I, December 19, 1979 (Prelimina	ry Version) (51056DOC057608 -		
	DD		forming	the Convex Exemplar S	eries SPP System." Proceedings	of Parallel Scientific Computing.	✝	
					ne 20-23, 1994) (51056DOC0207			
	DE					ercomputer," Poster, Conference		
					ber 1994) (51056DOC068618)		L	
	DF				51056DOC017111 - 157)	00.000	L	
	DG				uide (January 1, 1994) (51056DO	C017369 - 376)	Ļ	
	DH				994) (51056DOC017150 - 157)		╀	
	DI				(June 20, 1994) (51056DOC019		╀	
	DJ				Edition (1992) (51056DOC01659		╀	
	DK				, First Edition (December 1991)		╀	
	DL			mber 12, 1993) (51056E	omputer Corporation (51056DOC	7034733 - 530)	╀	
	DN		•		Descriptions" (51056DOC01699	04 - 7510)	╀	
							+	
DO "Convex C4/XA Offer 1 GFLOPS from GaAs Uniprocessor," Computergram International, June 15, 199 (51056DOC019383)					icinational, June 15, 1994			
	DP			4600 Assembly Langua	ge Manual, 1995 (51056DOC061	1441 – 443)	+	
	DQ	Excerpt from "A	dvance		es - A Design Space Approach,"		T	
	DR				rst Edition, May 1995 (51056DO	C064728 – 5299)	T	
ξ(,	DS			Hz PowerPC Microproc (51056DOC071393 - 3	essor with Enhanced Instruction 94)	Set and Copper Interconnect,"		

Examiner	<i>e.</i>	(1)	Dated	1./	2//	~ (
Signature	the	6	Considered	4/	26/ l	06

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Substitute for form 1449A/PTO Complete if Known Application Number 10/757.516 INFORMATION DISCLOSURE Filing Date January 15, 2004 STATEMENT BY APPLICANT First Named Inventor Craig C. HANSEN, et al. Group Art Unit 2183 (use as many sheets as necessary) Examiner Name CHAN, EDDIE P 10 Sheet of Attorney Docket Number 43876-155 OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the Examiner Cite item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s). T² No.1 Initials* publisher, city and/or country where published. Tyler et al., "AltiVec™: Bringing Vector Technology to the PowerPC™ Processor Family," IEEE (February 1999) DT (51056DQC071035 - 042) AltiVecTM Technology Programming Environments Manual (1998) (51056DOC071043 - 392) DU Atkins, "Performance and the i860 Microprocessor," IEEE Micro, pp. 24-27, 72-78 (October 1991) DV (5156DOC070655 - 666) DW Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. 275-84 (April 17-20, 1989) (5156DOC070711 - 717) DX Grimes et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE Computer Graphics & Applications, pp. 85-94 (July 1989) (5156DOC070701 - 710) DY Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 54-55, 290 (February 15, 1989) (51056DOC072091 - 094) DZ. Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 (April 11-13, 1989) (5156DOC070672 - 678) Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) EA (5156DOC070627 - 642) Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC000330 -EB Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 - 7265 and FC 5156DOC069971 - 70626) Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) ED (5156DOC070689 - 700) EE Patel et al., "Architectural Features of the i860 - Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-90 (1989) (5156DOC070679 - 684) Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) EF (5156DOC070643 - 647) Perry, "Intel's Secret is Out," IEEE Spectrum, pp. 22-28 (April 1989) (5156DOC070648 - 654) EG EH Sit et al., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-79 (1989) (51056DOC072095 - 101) i860 XP Microprocessor Data Book, Intel Corporation (May 1991) (51056DOC067266 - 427) EI Paragon User's Guide, Intel Corporation (October 1993) (51056DOC068802 - 9097) EJ N15 Micro Architecture Specification, dated April 29, 1991 (50781DOC000001 - 982) EK N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EL EM N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EN N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EO N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EP Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) EQ (MU0013276 - 283 and 51057DOC001825 - 831) ER Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU004861) -630) Examiner Dated Signature Considered

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant: 1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

number.	Complete if Known			
Substitute for form 1449B/PTO	Application Number	10/757,516		
INFORMATION DISCLOSURE	Filing Date	January 15, 2004		
STATEMENT BY APPLICANT	First Named Inventor	Craig C. HANSEN, et al.		
2 23 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Group Art Unit	2183		
(use as many sheets as necessary)	Examiner Name	CHAN, EDDIE P		
Sheet 7 of 10	Attorney Docket Number	43876-155		

		OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS Include name of the author (in GAPITAL-LETTERS); title of the article (when appropriate) title of the	Т					
Examiner Initials*	Cite No. ¹	item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T²					
([,	ES	Armould et al., "The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers," ACM (1989) (51056DOC020947 - 958)						
1	ET	(51056DOC020903 – 923)						
	EU	Broomell et al., "Classification Categories and Historical Development of Circuit Switching Topologies," Computing Surveys, Vol. 15, No. 2, pp 95-133 (June 1983) (51056DOC003002 – 040)						
	EV	Culler et al., "Analysis of Multithreaded Microprocessors Under Multiprogramming," Report No. UCB/CSD 92/687 (May 1992) (51056DOC069283 - 300)						
	EW	Donovan et al., "Pixel Processing in a Memory Controller," IEEE Computer Graphics and Applications, pp. 51-61 (January 1995) (51056DOC059635 – 645)						
	EX	Fields, "Hunting for Wasted Computing Power: New Software for Computing Networks Puts Idle PC's to Work," Univ. of Wisconsin-Madison, http://www.cs.wisc.edu/condor/doc/WiscIdea.html (1993) (51056DOC068704 – 711)						
	EY	Geist, "Cluster Computing: The Wave of the Future?," Oak Ridge National Laboratory, 84OR21400 (May 30, 1994) (51056DOC020924 – 929)						
	EZ	Ghafoor, "Systolic Architecture for Finite Field Exponentiation," IEEE Proceedings, Vol. 136 (November 1989) (51056DOC071700 - 705)						
	FA	Giloi, "Parallel Programming Models and their Interdependence with Parallel Architectures," IEEE Proceedings (September 1993) (51056DOC071792 - 801)						
	FB	Hwang et al., "Parallel Processing for Supercomputers and Artificial Intelligence," (1993) (51056DOC059663 – 673)						
	FC	Hwang, "Advanced Computer Architecture: Parallelism, Scalability, Programmability," (1993) (51056DOC059656 - 662)						
-	FD	Hwang, "Computer Architecture and Parallel Processing," McGraw Hill (1984) (51056DOC070166 - 1028)	,					
	FE	Iwaki, "Architecture of a High Speed Reed-Solomon Decoder," IEEE Consumer Electronics (January 1994) (51056DOC071687 - 694)						
	FF	Jain et al., "Square-Root, Reciprocal, SINE/COSINE, ARCTANGENT Cell for Signal and Image Processing," IEEE ICASSP '94, pp. II-521 – II-524 (April 1994) (51056DOC003070 – 073)						
	FG	Laudon et al., "Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors," Technical Report: CSL-TR-92-523 (May 1992) (51056DOC069301 – 327)						
	FH	Lawrie, "Access and Alignment of Data in an Array Processor," IEEE Transactions on Computers, Vol. C-24, No. 12, pp. 99-109 (December 1975) (51056DOC002932 – 942)						
	FI	Le-Ngoc, "A Gate-Array-Based Programmable Reed-Solomon Codec: Structure-Implementation-Applications," IEEE Military Communications (1990) (51056DOC071695 - 699)						
1	FJ	Litzkow et al., "Condor - A Hunter of Idle Workstations," IEEE (1988) (51056DOC068712 - 719)	Г					
	FK	Markstein, "Computation of Elementary Functions on the IBM RISC System/6000 Processor," IBM J. Res. Develop., Vol. 34, No. 1, pp 111-19 (January 1990) (51056DOC059620 - 628)						
	FL	Nienhaus, "A Fast Square Rooter Combining Algorithmic and Table Lookup Techniques," IEEE Proceedings Southeastcon, pp. 1103-05 (1989) (51056DOC061469 - 471)						
{(.	FM	Renwick, "Building a Practical HIPPI LAN," IEEE, pp. 355-60 (1992) (51056DOC020937 - 942)	T					

Examiner Signature	En al	Dated Considered	26/0	76
	L			

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Complete if Known Substitute for form 1449B/PTO **Application Number** 10/757,516 INFORMATION DISCLOSURE **Filing Date** January 15, 2004 Craig C. HANSEN, et al. First Named Inventor STATEMENT BY APPLICANT Group Art Unit 2183 (use as many sheets as necessary) CHAN, EDDIE P **Examiner Name** 43876-155 Sheet Attorney Docket Number 8

		OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL-LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²
G(;	FN	Rohrbacher et al., "Image Processing with the Staran Parallel Computer," IEEE Computer, Vol. 10, No. 8, pp. 54-59 (August 1977) (reprinted version pp. 119-124) (51056DOC002943 – 948)	
1	FO	Ryne, "Advanced Computers and Simulation," IEEE, pp. 3229-33 (1993) (51056DOC020883 - 887)	
	FP	Siegel, "Interconnection Networks for SIMD Machines," IEEE Computer, Vol. 12, No. 6 (June 1979) (reprinted version pp. 110 118) (51056DOC002949 – 957)	
	FQ	Singh et al., "A Programmable HIPPI Interface for a Graphics Supercomputer," ACM (1993) (51056DOC020888 – 896)	
	FR	Smith, "Cache Memories," Computing Surveys, Vol. 14, No. 3 (September 1982) (51056DOC071586 - 643)	1
	FS	Tenbrink et al., "HIPPI: The First Standard for High-Performance Networking," Los Alamos Science (1994) (51056DOC020943 – 946)	
	FT	Tolmie, "Gigabit LAN Issues: HIPPI, Fibre Channel, or ATM," Los Alamos National Laboratory Report No. LA-UR 94-3994 (1994) (51056DOC046599 – 609)	
	FU	Tolmic, "HIPPI: It's Not Just for Supercomputers Anymore," Data Communications (May 8, 1995) (51056DOC071802 - 809)	
	FV	Toyokura et al., "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipelined Architecture for MPEG2 CODEC," ISSCC94, Section 4, Video and Communications Signal Processors, Paper WP 4.5, pp. 74-75 (1994) (51056DOC003659 – 660)	
	FW	Tullsen et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture (June 1995) (51056DOC071434 – 443)	
	FX	Turcotte, "A Survey of Software Environments for Exploiting Networked Computing Resources," Engineering Research Center for Computational Field Simulation (June 11, 1993) (51056DOC069098 – 256)	
	FY	Vetter et al., "Network Supercomputing: Connecting Cray Supercomputers with a HIPPI Network Provides Impressively High Execution Rates," IEEE Network (May 1992) (51056DOC020930 – 936)	
	FZ	Wang, "Bit-Level Systolic Array for Fast Exponentiation in GF(2m)," IEEE Transactions on Computers, Vol. 43, No. 7, pp. 838-41 (July 1994) (51056DOC059407 – 410)	
	GA	Ware et al., "64 Bit Monolithic Floating Point Processors," IEEE Journal of Solid-State Circuits, Vol. Sc-17, No. 5 (October 1982) (51056DOC059646 - 655)	
	GB	"Bit Manipulator," IBM Technical Disclosure Bulletin, pp. 1575-76 (November 1974) (51056DOC010205 - 206)	
	GC	Finney et al., "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, pp. 699-701 (July 1986) (51056DOC010207 - 209)	
	GD	Data General AViiON AV500, 550, 4500 and 5500 Servers	
	GE	Jovanovic et al., "Computational Science: Advances Through Collaboration," San Diego Supercomputer Center Science Report (1993) (51056DOC068769 - 779)	
	GF	High Performance Computing and Communications: Toward a National Information Infrastructure, National Science Foundation (NSF) (1994) (51056DOC068791 - 801)	
	GG	National Coordination Office for High Performance Computing and Communications, "High Performance Computing and Communications: Foundation for America's Information Future" (1996) (51056DOC072102 – 243)	
E(),	GH	Wilson, "The History of the Development of Parallel Computing," http://ci.cs.vt.edu/-history/Parallel.html (51056DOC068720 - 757)	

Examiner Signature Liu CA Considered 4/26/06

^{*}EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

umber.

				Complete if Known			
Substitute for form 1449B/PTO				Application Number	10/757,516		
IN	FORMATI	ON DISC	CLOSURE	Filing Date	January 15, 2004		
STATEMENT BY APPLICANT				First Named Inventor	Craig C. HANSEN, et al.		
				Group Art Unit	2183		
	(use as many sheets as necessary)			Examiner Name	CHAN, EDDIE P		
Sheet	9	of	10	Attorney Docket Number	43876-155		

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS						
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²					
GI		EEE Standard 754 (ANSI/IEEE Std. 754-1985) (51056DOC019304 - 323)						
46.		Original Complaint for Patent Infringement, MicroUnity Systems Engineering, Inc. v. Dell, Inc. flk/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed March 26, 2004						
1	Ćì	Amended Complaint for Patent Infringement, MicroUnity Systems Engineering, Inc. v. Dell. Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed April 20, 2004						
	GK	Expert Witness Report of Richard A. Killworth, Esq., MicroUnity Systems Engineering, Inc. v. Dell, Inc. filval Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 12, 2005						
	GL	Declaration and Expert Witness Report of Ray Mercer Regarding Written Description and Enablement Issues, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 12, 2005	•					
GM		Corrected Expert Report of Dr. Stephen B. Wicker Regarding Invalidity of U.S. Patent Nos. 5,742,840; 5,794,060; 5,764,061; 5,809,321; 6,584,482; 6,643,765; 6,725,356 and Exhibits A-I; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed October 6, 2005						
	GN	Defendants Intel and Dell's Invalidity Contentions with Exhibits A-G; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 19, 2005						
	GO	Defendants Dell Inc. and Intel Corporation's Identification of Prior Art Pursuant to 35 USC §282; MicroUnity Systems Engineering, Inc. v. Dell, Inc. flk/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed October 7, 2005						
	GP	Request for Inter Partes Reexamination Under 35 USC §§ 311-318 of U.S. Patent No. 6,725,356 filed on June 28, 2005						
	GQ	Deposition of Larry Mennemeier on September 22, 2005 and Exhibit 501; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division						
Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States I		Deposition of Leslie Kohn on September 22, 2005; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division						
	GS	Intel Article, "Intel Announces Record Revenue of 9.96 Billion", October 18, 2005						
	GT	The New York Times Article, "Intel Posts 5% Profit Increase on Demand for Notebook Chips", October 19, 2005						
	GU	USA Today Article, "Intel's Revenue Grew 18% In Robust Quarter for Tech", October 19, 2005						
	GV	The Wall Street Journal Article, "Intel Says Chip Demand May Slow", October 19, 2005						
£()	GW	The New York Times Article, "Intel Settlement Revives A Fading Chip Designer", October 20, 2005	\vdash					

					/	
Examiner	ρ-	ρ /	Dated	1.1	. / /	a /
Signatura	711.	11.1		47	<i>) </i>	<i>7) [</i>
Signature	me	4	Considered	'/'	~v/	クも

^{*}EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

INFORMATION DISCLOSURE CITATION IN AN APPLICATION				ATTY. DOCKET NO. 043876-0155		ERIAL NO 10/757,5			
				APPLICANT Craig HANSEN	, et al.				
	ı	(PT	O-1449)		FILING DATE January 15, 200	04	GROUP 2183	•	
			U	S. PATEN	F DOCUMENTS	•			
EXAMINER'S INITIALS	CITE NO.	Nu	Document Number mber-Kind Code2 (# known)	Publication Date MM-DD-YYYY	Name of Patentee or Appli Document	Name of Patentee or Applicant of Cited Pages, Columns, Relevant Passage Figures A		es or Relevant	
4C	Α	US	6,643,765	11-04-2003	Hansen et al.				
40	В	US	6,725,356	04-20-2004	Hansen et al.				
	ļ	US		<u> </u>					,
	 	US							
	-	US							
		us							· · · · · · · · · · · · · · · · · · ·
		US							
		US							
		US		ļ	<u>- </u>				
ļ		US							
		US	<u> </u>						···
· · · · · · · · · · · · · · · · · · ·		US							
				FOREIGN PAT	ENT DOCUMENTS				
EXAMINER'S INITIALS	CITE NO.		reign Patent Document intry Codes-Number 4-Kind Codes (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Where	lumns, Lines Relevant s Appear	Yes	anslation No
						 		ļ	
	<u> </u>	_				 	· · · · · · · · · · · · · · · · · · ·	-	
									
	<u> </u>	 		 		 			
	 			<u> </u>		T			
				• •	r, Title, Date, Pertinent Pages, E				
EXAMINER'S INITIALS	CITE NO.	journ	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.						e,
€(С				ives a Fading Chip Designer," T				
ac-	D		Intel Press Release	e, "Intel Announces	Record Revenue of \$9.96 Billion	, Santa Cla	ra, CA, 10-18-	2005	
	<u> </u>	-							
	L	<u></u>				0.75.000	0,05050		
Es	ú C	2	AMINER		4/26/06	DATE CON	SINEKED		

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

SHEET 1 OF 11

INFORMATION DISCLOSURE SERIAL NO. ATTY. DOCKET NO. 043876-0155 10/757,516 CITATION IN AN APPLICATION APPLICANT HANSEN, C., et al. **FILING DATE GROUP** (PTO-1449) 2183 January 15, 2004 U.S. PATENT DOCUMENTS **EXAMINER'S** CITE Document Number **Publication Date** Name of Patentee or Applicant of Cited Pages, Columns, Lines, Where INITIALS NO. MM-DD-YYYY Document Relevant Passages or Relevant Number-Kind Codes at known Figures Appear 4,658,349 A Gafken 05/14/1987 20 US 4,852,098 07/25/1989 Brechard et al. US 4,875,181 10/17/1989 Lahti ÜS 4,949,294 08/14/1990 Wambergue US 4,953,073 08/28/1990 Moussouris et al. US 4,959,779 09/25/1990 Weber et al. US 5,113,506 05/12/1992 Moussouris et al. ŪS 11/3/1992 Murakami et al. 5,181,247 US 5,208,914 05/04/1993 Wilson et al. US 5,231,646 07/27/1993 Health et al US 5,233,690 08/03/1993 Shelock et al. us 5,268,995 12/07/1993 Diefendorff et al ŪS 5,347,643 A 09/13/1994 Kondo Nobukazu et al. US 05/03/1995 5,412,728 a Besnard Christian et al. US 5,430,660 A 07/04/1995 John Hengeveld et al. บร 5,471,628 11/28/1995 Phillips et al. US 5,515,520 05/07/1996 Hatta et al. US 5,533,185 07/02/1996 Lentz et al. 5,590,365 US 12/31/1996 lde et al. ŪS 5,636,351 06/03/1997 Lee US 5,742,840 04/21/1998 Hansen et al. US 5,778,412 A 07/07/1998 Gafken US 5,828,869 10/27/1998 Johnson et al. US 5,996,057 11/30/1999 Scales, III et al. บร 6,453,368 B2 09/17/2002 Yamamoto

FOREIGN PATENT DOCUMENTS **EXAMINER'S** Foreign Patent Document **Publication Date** Name of Patentee or Pages, Columns, Lines Translation INITIALS CITE Country Codes -Number 4 -Kind MM-DD-YYYY Applicant of Cited Document Where Relevant Yes Nο Codes (if known) Figures Appear JP 3268024 11/28/1991 Hitachi Ltd. EP 0 468 820 A2 01/29/1992 Fujitsu Limited WO 93/01565 01/21/1993 Seiko Epson Corporation CA 1 323 451 10/19/1993 Northern Telecom Ltd. JP 6095843 04/08/1994 EP 0 651 321 A 05/03/1995 Advanced Micro Devices Inc. EP 0 654 733 A1 05/24/1995 Hewlett-Packard JP-S60-217435 10/31/1985 Toshiba Corp. WO 97/07450 02/27/1997 Microunity Systems Engineering, Inc. EXAMINER DATE CONSIDERED

Furuhashi

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

05/20/2003

US

6,657,908 B1

¹ Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION				ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516			
				APPLICANT HANSEN, C., et al.				
			(PTO-1449)	FILING DATE January 15, 2004	GROUP 2183			
		I ** -	OTHER ART (Including	ng Author, Title, Date, Pertinent Pages,				
	IINER'S FIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS) journal, serial, symposium, catalog, etc.), date, page published.	, title of the article (when appropriate), ti e(s), volume-issue number(s), publisher,	tle of the item (book, magazine, city and/or country where			
26	?	L-1	Ide, et al., "A 320-MFLOPS CMOS Flo p. 12-21, 28 March 1993, IEEE J. OF So	OLID-STATE CIRCUITS.	•			
		L-2	K. Uchiyama et al., The Gmicro/500 S Micro, October 1993, p. 12-21.	uperscalar Microprocessor with	h. Branch Buffers, IEEE			
	1 to 4 to 4	L-3	Ruby B. Lee, Realtime MPEG Video VIEEE (1995).	ia Software Decompression on	a PA-RISC Processor,			
		L-4	Karl M. Guttag et al. "The TMS34010: 186-190.	An Embedded Microprocessor	", 1EEE June 1988, p.			
		L-5	M. Awaga et al., "The μVP 64-bit Vector Coprocessor: A New Implementation of High- Performance Numerical Computation", IEEE Micro, Vol. 13, No. 5, October 1993, p.24-36.					
		L-6	Tom Asprey et al., "Performance Featur 1993), p. 22-35.	res of the PA7100 Microproces	sor", IEEE Micro (June			
	•	L-7	Gove, Robert J., "The MVP: A Highly-l Compression Conf., March (1994), pp.		Chip," IEEE Data			
		L-8	Woobin Lee, et al., "Mediastation 5000 pp. 50-61.	Integrating Video and Audio,	" IEEE Multimedia, 1994,			
		L-9	Karl, Guttag et. al "A Single-Chip Mult Graphics & Applications, November, 19		MVP," IEEE Computer			
		L-10	TMS32OC8O (MVP) Master Processor	User's Guide, Texas Instrume	nts, March, 1995, p. 1-33.			
		L-11	TMS320C80 (MVP) Parallel Processor 1-80.	User's Guide ["PP"]; Texas In	struments March 1995, p.			
		L-12	Shipnes, Julie, "Graphics Processing wi (Spring,1992) pp. 169-174.	th the 88110 RISC Microproce	essor," IEEE COMPCOM,			
		L-13	ILLIAC IV: Systems Characteristics and	d Programming Manual, May	I, 1972, p. 1-78.			
		L-14	N. Abel et al., ILLIAC IV Doc. No. 233, "Language Specifications for a Fortran-Like Higher Level Language for ILLIAV IV, August 28, 1970, p. 1-51.					
		L-15	ILLIAC IV Quarterly Progress Report: October, November, December 1969; Published January 15, 1970, pp. 1-15.					
~	,	L-16	N.E. Abel et al., Extensions to Fortran for	or Array Processing (1970) pp.	. 1-16.			
	Que	i C	ONSIDERED					

INFO	CIT	ATION DISCLOSURE FATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516		
i			APPLICANT HANSEN, C., et al.			
		(PTO-1449)	FILING DATE January 15, 2004	GROUP 2183		
		OTHER ART (Includin	g Author, Title, Date, Pertinent Pages, I	Etc.)		
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.				
46.	L-17	Morris A, Knapp et al.ILLIAC IV Syste "Bulk Storage Applications in the ILLIA"		nming Manual (1972)		
	L-18	ohrbacher, Donald, et al., "Image Processing with the Staran Parallel Computer," IEEE omputer, Vol. 10, No. 8, pp 54-59 (August, 1977) (reprinted version pp 119-124).				
	L-19		Siegel, Howard Jay, "Interconnection Networks for SIMD Machines," IEEE Computer, Vol. 12, No. 6, (June, 1979) (reprinted version pp 110-118).			
	L-20 Mike Chastain, et. al., "The Convex C240 Architecture", Conference of Supercomputing, IEEE 1988, p. 321-329.					
	Gwennap, Linley, "New PA-RISC Processor Decodes MPEG Video: HP's PA-71 00LC Uses New Instructions to Eliminate Decoder Chip," Microprocessor Report, (January 24, 1994) pp. 16-17.					
	L-22	Patrick Knebel et al., "HP's PA7100LC: A Low-Cost Superscalar PARISC Processor," IEEE (1993), pp. 441-447.				
	Kurpanek et al., "PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface," EEEE (1994), pp. 375-82.					
	L-24	Hewlett Packard, PA-RISC 1.1 Architec 1994, pp. 1-424.	ture and Instruction Set Refere	ence Manual, 3rd ed. Feb.		
	L-25	Margaret Simmons, et. al "A Performand 2600, NEC SX-3, and Cray Y-MP",. 199		computers - Fujitsu VP-		
	L-26	Smith, J. E., "Dynamic Instruction Sche No. 7, July 1989, at 21-35 and/or the As the United States, pp. 159-173.				
	L-27	Nikhil et al., "T: A Multithreaded Massi Group Memo 325-2 (March 5, 1992), p		mputation Structures		
£ ()	L-28	Undy, et al., "A Low-Cost Graphics and (1994).	Multimedia Workstation Chip	Set," IEEE pp. 10-22		
E	in l	PENAMINER	4/26/06 DATE C	ONSIDERED		

INF	CIT	ATION DISCLOSURE CATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516	
			APPLICANT HANSEN, C., et al.		
·		(PTO-1449)	FILING DATE January 15, 2004	GROUP 2183	
	T	OTHER ART (Includ	ling Author, Title, Date, Pertinent Pages,	Etc.)	
EXAMINER'S INITIALS	CITE NO.				
Ę(,	L-29				
	L-30			essor," IEEE Transactions	
	L-31				
	L-32	L-32 Jain, Vijay, K., "Square-Root, Reciprocal, SINE/COSINE, ARCTANGENT Cell for Signal and Image Processing," IEEEICASSP'94 April, 1994, pp II-521 II-524.			
	L-33	Spaderna et al., "An Integrated Floating Point Vector Processor for DSP and Scientific Computing", 1989 IEEE, ICCD, October 1989 p. 8-13.			
	L-34	18, 1996 pp. 24-28.			
	Toyokura, M., "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG2 CODEC," ISSCC94, Section 4, Video and Communications Signal Processors, Paper WP 4.5, 1994 pp. 74-75.				
	L-36				
	L-37	Papadopoulos et al., "*T: Integrated Bi 824- and p. 625-63.5	uilding Blocks for Parallel Com	puting," ACM (1993) p.	
	L-38	Ruby B. Lee, "Accelerating Multimedi 1995 p. 22-32.	a with Enhanced Microprocess	ors," IEEE Micro April	
	L-39	Ruby B. Lee, "Realtime MPEG Video IEEE (1995), pp. 186-190.	Via Software Decompression o	n a PA-RISC Processor,"	
	L-40	K. Diefendorff, M. Allen, The Motoro April 1992, p. 157-162.	la 88110 Superscalar RISC Mic	croprocessor, IEEE Micro,	
٤(,	(PTO-1449) FILING DATE January 15, 2004 2183				
Eu	i Co	EXAMINER	4/26/06 DATE	CONSIDERED	

INFC	CIT	ATION DISCLOSURE FATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516		
			APPLICANT HANSEN, C., et al.			
		(PTO-1449)	FILING DATE January 15, 2004	GROUP 2183		
		1	<u> </u>	·		
EXAMINER'S INITIALS	CITE NO.	APPLICANT HANSEN, C., et al. TO-1449) OTHER ART (including Author, Title, Date, Pertinent Pages, Etc.) Induce name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the litem (book, magazine, insisten Davidson, Declaration of Kristen Davidson, p. 1 and M. Kimura et al., Development of inicro 32-bit Family of Microprocessors, Fujitsu Semiconductor Special Part 2, Vol. 43, No. 2, ibruary 1992. It Manipulator," IBM Technical Disclosure Bulletin, November, 1974, pp 1576-1576 Ipps://www.delphion.com/tdbs/tdb?order=75C-40016. Ising a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand page and Pack in Floating Point," IBM Technical Disclosure Bulletin, July, 1986, p. 699-701 Ipps://www.delphion.com/tdbs/tdb?order=86A+61578. Intercete, Michael J., "Overview of the START (*T) Multithreaded Computer" IEEE January 193, p. 148-1 56. Intercete, Michael J., "Overview of the Motorola 88110 Superscalar RISC Microprocessor" EMicro April, 1992, p. 39-63; Intercete, Ali, The ILLIAC IV Computer, IEEE Transactions on Computers, vol. C-17, no. 8, 1993, p. 148-1 56. Intercete al., Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7 10LC Processors, Hewlett-Packard J. April 1995, p.60-68. Intercete (Realtime MPEG Video Via Software Decompression on a PA-RISC Processor," 1995, p.186-192. The Multimedia Video Processor (MVP): A Chip Architecture for Advanced DSP 1901 (Caption) 1992. Intercete Reference Manual, First Ed., December 1991. Intercete Reference Manual (C Series), Sixth Edition, Convex Computer 1997.				
٤٤٦	L-42					
	L-43	https://www.delphion.com/tdbs/tdb?order=75C+0016. "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand				
	L-44	"Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, July, 1986, p. 699-701 https://www.delphion.com/tdbs/tdb?order=86A+61578.				
	L-45	otorola MC88110 Second Generation RISC Microprocessor User's Manual (1991).				
Berkerele, Michael J., "Overview of the START (*T) Multithreaded Computer" IEEE January 1993, p. 148-1 56.				omputer" IEEE January		
Diefendorff, et al., "Organization of the Motorola 88110 Superscalar RISC Microprocessor" IEEE Micro April, 1992, p.39-63;				USC Microprocessor"		
	L-48	Barnes, et al., The ILLIAC IV Compu August 1968.	ter, IEEE Transactions on Comp	uters, vol. C-17, no. 8,		
	L-49			Itimedia-Enhanced PA 7		
	L-50	Ruby B. Lee, "Realtime MPEG Video IEEE 1995, p.186-192.	Via Software Decompression of	n a PA-RISC Processor,"		
	L-51			vanced DSP		
https://www.delphion.com/tdbs/tdb?order=75C+0016. L-44 "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, July, 1986, p. 699-701 https://www.delphion.com/tdbs/tdb?order=86A+61578. L-45 Motorola MC88110 Second Generation RISC Microprocessor User's Manual (1991). L-46 Berkerele, Michael J., "Overview of the START (*T) Multithreaded Computer" IEEE January 1993, p. 148-1 56. L-47 Diefendorff, et al., "Organization of the Motorola 88110 Superscalar RISC Microprocessor" IEEE Micro April, 1992, p.39-63; L-48 Barnes, et al., The ILLIAC IV Computer, IEEE Transactions on Computers, vol. C-17, no. 8, August 1968. L-49 Ruby B. Lee et al., Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7 100LC Processors, Hewlett-Packard J. April 1995, p.60-68. L-50 Ruby B. Lee, "Realtime MPEG Video Via Software Decompression on a PA-RISC Processor," IEEE 1995, p.186-192.						
(c)	L-53	Convex Architecture Reference Manual Corporation (April 1992).	al (C Series), Sixth Edition, Con	vex Computer		
Em	'he	EXAMINER	4/26/06 DATE C	ONSIDERED		

INFC		ATION DISCLOSURE FATION IN AN	ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516	
		PPLICATION			
į			APPLICANT HANSEN, C., et al.		
		(PTO-1449)	FILING DATE	GROUP	
		<u> </u>	January 15, 2004 ng Author, Title, Date, Pertinent Pages, I	2183	
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.	, title of the article (when appropriate), ti	itle of the item (book, magazine,	
٤(٠	L-54	Manferdelli, et al., "Signal Processing A SPIE Annual International Technical Syl Instrumentation Engineers, July 30, 1980	mposium, Sm Diego, Society (0, p. 1-8.	of Photo Optical	
	L-55	Paul Michael Farmwald, Ph.D. "On the Design of High-Performance Digital Arithmetic Units," Thesis, August 1981, p. 1-95. GsAs Supercomputer Vendors Hit Hard, Electronic News, 1/31/94, 1991, pp. 32.			
	L-56	GsAs Supercomputer Vendors Hit Hard,	"Electronic News, 1/3 1/94, 199	91, pp. 32.	
	L-57	Convex Adds GaAs System, Electronic	News, June 20, 1994.		
	L-58	Kevin Wadleigh et al., High-Performanc Supercomputer, Journal of Super Compu	e FFT Algorithms for the Conuting, Vol. 9, pp. 163-78 (1995	vex C4/XA i).	
	Peter Michielse, "Programming the Convex Exemplar Series SPP System, Parallel Scientific Computing, First Intl Workshop, PARA '94, June 20-23, 1994, pp. 375-82.				
	Ryne, Robert D., "Advanced Computers and Simulation," Los Alamos National Laboratory IEEE 1 993, p. 3229-3233.			National Laboratory	
	L-61	Singh et al., "A Programmable HIPPI In 124-132.	terface for a Graphics Superco	mputer," ACM (1993) p.	
	L-62	Bell, Gordon, "Ultracomputers: A Terafl pp. 27-47.	lop Before its Time," Comm.'s	of the ACM Aug. 1992	
	L-63	Geist, G. A., "Cluster Computing: The V 84OR2 1400 May 30, 1994, p. 236-246.		ge National Laboratory,	
	L-64	Vetter et al., "Network Supercomputing,	" IEEE Network May 1992, p	. 38-44.	
	L-65	Renwick, John K." Building a Practical I	HIPPI LAN," IEEE 1992, p. 3	55-360.	
	L-66	Tenbrink, et al., "HIPPI: The First Stand Science 1994 p. 1-4.	lard for High-Performance Net	working," Los Alamos	
	L- 6 7	Amould et al., "The Design of Nectar: A Multicomputers," ACM 1989 p. 1-12.	Network Backplane for Heter	rogeneous	
	L-68	Watkins, John, et al., "A Memory Controp 324-336.	oller with an Integrated Graphi	ics Processor," IEEE 1993	
EC.	L-69	"Control Data 6400/6500/ 6600 Comput	er Systems, Instant SMM Mair	ntenance Manual.	
Cun	Cu	EXAMINER	4/26/06 C	ONSIDERED	

INFO	CIT	ATION DISCLOSURE FATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516
	71		APPLICANT HANSEN, C., et al.	<u> </u>
		(PTO-1449)	FILING DATE January 15, 2004	GROUP 2183
	1	OTHER ART (Includio	g Author, Title, Date, Pertinent Pages,	l
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.	title of the article (when appropriate), ti	tle of the item (book, magazine,
68.	L-70	"Control Data 6400/6500/ 6600 Comput	er Systems, SCOPE Reference	Manual, September 1966.
1	L-71	"Control Data 6400/6500/ 6600 Comput	er Systems, COMPASS Refer	ence Manual, 1969.
	L-72	Tolmie, Don, "Gigabit LAN Issues: HIP Laboratory Rep. No. LA-UR 94-3994 (1		Los Alamos National
	L-73	ILLIAC IV: Systems Characteristics and	Programming Manual, May	1, 1972.
	L-74	1979 Annual Report: The S-1 Project Vo	ol. 1 Architecture 1979.	
	L-75	1979 Annual Report: The S-1 Project-Vo	ol.2 Hardware 1979.	
L-76 S-1 Uniprocessor Architecture, April 21, 1983 (UCID 19782) See also S-1 Uniprocessor Architecture (SMA-4), Steven Cornell;				S-1 Uniprocessor
L-77 Broughton, et al., The S-1 Project: Top-End Computer Systems for National Security Applications, October 24, 1985.				tional Security
	L-78	Convex Data Sheet C4/XA High Perform Corporation.	nance Programming Environm	nent, Convex Computer
	L-79	Bowers et al., "Development of a Low-C System," Hewlett-Packard J. Apr. 1995		user Business Server
	L-80	Mick Bass et al., "The PA 7100LC Micr Competitive Environment Hewlett-Pack		Design Decisions in a
	L-81	Mick Bass, et. al. "Design Methodologie Journal April 1995 p. 23-35.	es for the PA 7100LC Micropr	ocessor", Hewlett Packard
	L-82	Wang, Chin-Liang, "Bit-Level Systolic A Transactions on Computers, Vol. 43, No		in GF (2Am)," IEEE
	L-83	Markstein, P.W., "Computation of Elementary Functions on the IBM RISC System/6000 Processor," IBM J. Res. Develop., Vol. 34, No. 1, Jan. 1990 p. 111-119.		
	L-84	Donovan, Walt, et al., "Pixel Processing in a Memory Controller," IEEE Computer Graphics and Applications, January, 1995 p. 51-61.		
	L-85	Ware et al., 64 Bit Monolithic Floating F Vol. Sc-17, No. 5, October 1982, pp. 898		Of Solid-state Circuits,
£(,	L-86	Hwang, "Advanced Computer Architectrat 475, p. 898-907.	ure: Parallelism, Scalability, P	rogrammability" (1 993)
Er	ú	PEXAMINER	4/26/06 DATECT	ONSIDERED

INFO	CIT	ATION DISCLOSURE FATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516
			APPLICANT HANSEN, C., et al.	
		(PTO-1449)	FILING DATE January 15, 2004	GROUP 2183
			g Author, Title, Date, Pertinent Pages, E	· · · · · · · · · · · · · · · · · · ·
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.		
Hwang & Degroot, "Parallel Processing f		for Supercomputers & Artifici	al Intelligence," 1993.	
	L-88	Nienhaus, Harry A., "A Fast Square Roo Techniques," IEEE Proceedings Southea		d Table Lookup
	L-89	Eisig, David, et al., "The Design of a 64-171-178.	·Bit Integer Multiplier/Divider	Unit," IEEE 1993 pp
	L-90	Margulis, Neal, "i860 Microprocessor A	rchitecture," Intel Corporation	1990.
	L-91	Intel Corporation, 3860 XP Microproces	sor Data Book" (May 1991).	
	L-92	Hewlett-Packard, "HP 9000 Series 700 \ (System)" January 1 994.		
Ruby Lee, et al., Pathlength Reduction Features in the PA-RISC Architecture Feb. 24-28, p. 129-135.				tecture Feb. 24-28, 1992
	Kevin Wadleigh et al., High Performance FFT Algorithms for the Convex C4/XA Supercomputer, Poster, Conference on Supercomputing, Washington, D.C., Nov. 1994.			
	L-95	Fields, Scott, "Hunting for Wasted Comp Puts Idle PC's to Work," Univ. of Wisco		or Computing Networks
	L-98	Litzkow et al., "Condor - A Hunter of Id	le Workstations," IEEE (1 988	3) p. 104-111.
	L-97	Gregory Wilson, The History of the Dev history/Parallel.html, p. 1-38.	elopment of Parallel Computir	ng" http://ei.cs.vt.edu/-
	I-98	Marsha Jovanovic and Kimberly Claffy, Collaboration" "Network Behavior" San 11 [http://www.sdsc.edu/Publications/SR	Diego Supercomputer Center	<u> </u>
	L-99	National Science Foundation (NSF) [ww	/w.itrd.gov/pubs/blue94/section	n.4.2.html] 1994.
	L-100	Intel Corporation, "Paragon User's Guid	e" (Oct. 1993).	
£ C'	L-101	Turcotte, Louis H., "A Survey of Softwa Resources" Engineering Research Center 1-150.		
Eu'	ll	EXAMINER	4/26/06 DATE C	ONSIDERED

INFO	CIT	ATION DISCLOSURE FATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516	
			APPLICANT HANSEN, C., et al.		
		(PTO-1449)	FILING DATE January 15, 2004	GROUP 2183	
		OTHER ART (Includin	g Author, Title, Date, Pertinent Pages, &	Êtc.)	
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.			
EÇ-	L-102	Patterson, Barbara, "Motorola Announces First High Performance Single Board Computer Using Superscalar Chip" Motorola Computer Group, p. 1-3 [http://badabada.org/misc/mvme197_announce.txt]. Culler David F. et al. "Analysis Of Multithreaded Microprocessors Under			
Culler, David E., et al., "Analysis Of Multithreaded Microprocessors Under Multiprogramming", Report No. UCBICSD 921687, May 1992 p.1-17.					
	L-104	James Laudon et al., "Architectural And Context Processors", CSL-TR-92-523, N		The Design Of Multiple-	
	L-105 Ide, et al., "A 320-MFLOPS CMOS Floating-point Processing Unit for Superscalar Processors," 28 IEEE Custom Integrated Circuits Conference, 1992, p. 30.2.1-30.2.4.				
	L-106 High Speed DRAMs, Special Report, IEEE Spectrum, vol. 29, no. 10, October 1992.				
L-107 Moyer, Steven A., "Access Ordering Algorithms for a Multicopy Memory," IPC-TR-92-0 1 3, December 18, 1992.				ory," IPC-TR-92-0 1 3,	
L-108 Moyer, Steven A., "Access Ordering and Effective Memory Bandwidth," Ph.D. dissertation, University of Virginia, April 5, 1993.				h," Ph.D. dissertation,	
	L-109	"Hardware Support for Dynamic Access McKee, Computer Science Report No. C		ne Design Options", Sally	
	L-110	McGee et al., "Design of a Processor Bu 462-465.	s Interface ASIC for the Stream	m Memory Controller" p.	
	L-111	McKee et al., "Experimental Implemental 1-10.	ation of Dynamic Access Orde	ring ," August 1, 1993, p.	
	L-112	McKee et al., Increasing Memory Bandy 93-34 August 1, 1993, p.1-18.	width for Vector Computations	s, Technical Report CS-	
	L-113	Sally A. McKee et al., "Access Order an Science Report No. CS-94- 10, March 1,		Itilization" Computer	
EC.	L-114	McKee, et. al., "Bounds on Memory Bar Report CS-95-32, March 1, 1995.	ndwidth in Streamed Computat	tions," Computer Science	
E	ú G	EXAMINER	4/26/06 DATE C	ONSIDERED	

INFO	CIT	ATION DISCLOSURE ATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0155	SERIAL NO. 10/757,516	
			APPLICANT HANSEN, C., et al.		_
		(PTO-1449)	FILING DATE January 15, 2004	GROUP 2183	
		OTHER ART (Inclu	ding Author, Title, Date, Pertinent Pages,	Etc.)	
EXAMINER'S · INITIALS	CITE NO.				
£(.	L-115	Dissertation Presented to the Faculty of University of Virginia, May 1995.	of the School of Engineering and	Applied Science at the	
	L-116				
	L-117	Control Data 6400/6500/ 6600 Computer Systems Reference Manuals" 1969 available at tp:/led-thelen.org/comp-hist/CDC-6600-R-M.html ("CDC 6600 Manuals").			
	L-118	"Where now for Media processors?",	"Where now for Media processors?", Nick Flaherty, Electronics Times, August 24, 1998.		
	L-119	George H. Barnes et al., The ILLIAC IV Computer ¹ , ¹ IEEE Trans., C-17 vol. 8, pp. 746-757, August 1968.			
	L-120	J.E. Thornton, Design of a Computer -	The Control Data 6600 (1970).		
	Gerry Kane, PA-RISC 2.0 Architecture", Chp. 6 Instruction Set Overview, Prentice Hall isbn 0-13-182734-0, p. 6-1-6-26.				
	L-122			y system design," Fujitsu	
	L-123	Intel 450KX/GX PCIset, Inetel Corpor	ration, 1996		
	L-124			odel 91 : Storage System"	
	L-125	File History of U.S. Patent Application	n No. 08/340,740 (filed Novemb	er 16, 1994).	
	L-126	File history of U.S. Patent Application	No. 07/663,314 (filed March 1,	1991).	_
	L-127	S.S. Reddi et. al. "A Conceptual Fram Vol. 8, No. 2, June 1976.	TILING DATE January 15, 2004 OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) de name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, als, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where shed. Kee, Sally A., "Maximizing Memory Bandwidth for Streamed Computations," A sertation Presented to the Faculty of the School of Engineering and Applied Science at the versity of Virginia, May 1995. ystematic Approach to Optimizing and Verifying Synthesized High-Speed ASICs", Trevor don, et. Al., Computer Science Report No. CS-95-51, December 11, 1995. white Introl Data 6400/6500/6600 Computer Systems Reference Manuals" 1969 available at the versity of Virginia, May 1995. where now for Media processors?", Nick Flaherty, Electronics Times, August 24, 1998. Page H. Barnes et al., The ILLIAC IV Computer 1, 'IEEE Trans., C-17 vol. 8, pp. 746-757, gust 1968. Thornton, Design of a Computer - The Control Data 6600 (1970) Try Kane, PA-RISC 2.0 Architecture", Chp. 6 Instruction Set Overview, Prentice Hall isbn 0-182734-0, p. 6-1—6-26. Oroaba, A.B., "Synchronous DRAM products revolutionize memory system design," Fujitsu recelectronics, Southcod95 May 709 1995. 1450KX/GX PCIset, Inetel Corporation, 1996. and, Granito, Marcotte, Messina, Smith, "The IBM System1360 Model 91: Storage System" A System Journal, January, 1967, pp. 54-68. History of U.S. Patent Application No. 08/340,740 (filed November 16, 1994). history of U.S. Patent Application No. 07/663,314 (filed March 1, 1991). Reddi et. al. "A Conceptual Framework for Computer Architecture" Computing Surveys, 8, No. 2, June 1976. un Wang, et al, "The 3DP: A processor Architecture for Three-Dimensional Applications, 1997, 1997, 1997.		
40	L-128	Yulun Wang, et al, "The 3DP: A proce January 1992, p. 25-36.	essor Architecture for Three-Dim	nensional Applications,	
E	ui l	EXAMINER	4/26/06 DATE C	ONSIDERED	

				3HEET 11 O	
INFO	RMA	TION DISCLOSURE	ATTY. DOCKET NO.	SERIAL NO.	
	CITATION IN AN		043876-0155	10/757,516	
			1		
	Al	PPLICATION			
			APPLICANT		
			HANSEN, C., et al.		
	(DTO 1440) FILING DATE GROUP				
lt .	(PTO-1449)		January 15, 2004	2183	
	_	07150 107 (1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	1		
EXAMINER'S		Include name of the author (in CAPITAL LETTERS)	ng Author, Title, Date, Pertinent Pages, t		
INITIALS	CITE	journal, serial, symposium, catalog, etc.), date, page			
H	NO.	published.			
	L-129	"IEEE Draft Standard for High-Bandwid	dth Memory Interface Based or	SCI Signaling	
7(-		Technology (RamLink)", 1995, pp.1-10			
i i	L-130	Gerry Kane and Joe Heinrich, "MIPS R		her: Prentice-Hall Inc., A	· · · · · · ·
		Simon & Shuster Company, Upper Sado		, , ,	
	L-131	CATHY MAY et al. "The Power PC Are		A New Family of Risc	
		Processors" Second Edition May 1994,		Publishers, Inc. San	
		Francisco CA, IBM International Busine			
	L-132			the Institute of Electrical	
	L	and Electronics Engineers, Inc. August 2			· <u> </u>
1 1	L-133 DON TOLMIE and Don Flanagan, "HIPPI: It's Not Just for Supercomputers Anymore" Data				
	Communications published May 8, 1995.				
	L-136 IEEE Draft Standard for "High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink)", IEEE Standards Department, Draft 1.25				
	IEEE P1596.4-199X May 1995.				
1	L-137 JOE HEINRICH, "MIPS R4000 Microprocessor User's Manual Second Edition" 1994 MIPS				
		Technologies, Inc. pp. 1-754.			
	L-138		Microunity Systems Engineering	g, Inc. v. Dell, Inc. et al.,	
		Corrected Preliminary Invalidity Conter			
		No. 2:04-CV-120(TJW), U.S. District C			
	L-139	, ,	Global Caches and Dataflow	Architecture, Proceedings	
	1. 142	of the ISCA 1992.	1 - 1 4 - 1120 1002		
		Saturn Architecture Specification, publi			
	L-141	C4/XA Architecture Overview, Convex	Technical Marketing presental	ion dated November 11,	
	L-142	1993 and February 4, 1994.	unminus muhlinkad tulu 24 100	21	
		Convex 3400 Supercomputer System O			
1	L-143	Giloi, Parallel Programming Models and		arallel Architectures,	
 	1 144	IEEE Proceedings published September		2005 componenting to	
1 1	L-144	PCT International Search Report and W PCT/US04/22126	rmen Opinion dated March 11,	, 2003, corresponding to	
1	L-145		dated March 18 2005 correct	onding to Application	
<i>E</i> (.	= 173	No. 96928129.4		ourne to Application	
1		2 EXAMINER	// / DATE C	ONSIDERED	
1 91	, C		4/26/06		
	720/0				

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Oraw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.